1

2

4

5

6

7

1

2

3



CLAIMS

****	•			- 1	•
What	18	C	aım	ed	15

A wide bandwidth phase-lock loop circuit, comprising:

a frequency detector arranged to detect frequency information of an input signal;


a frequency range selector connected to the frequency detector, and

a phase-locked loop connected to the frequency range selector and capable of operating in a plurality of frequency ranges, wherein the frequency range selector configures the phase-locked loop to generate an output signal within one of the plurality of frequency ranges based on the frequency information of the input signal.


- 2. The circuit of claim 1, further comprising a divider connected to the phase-locked loop and configurable to divide a frequency of the output signal generated by the phase-locked loop.
- 1 3. The circuit of claim 1, wherein the frequency range selector employs 2 frequency range hysteresis.
- 1 4. The circuit of claim 1, wherein the frequency detector comprises a zero-crossing synchronizer that synchronizes the input signal to a clock signal.
- The circuit of claim 1, wherein the frequency detector comprises a zero-crossing counter that counts zero-crossings of the input signal.


1

2




- The circuit of claim 6, wherein the frequency range selector further comprises a range selector for confirming the frequency range detected by the range detector.
- 1 8. The circuit of claim 1, further comprising a voltage comparator
 2 connected to the frequency detector and adapted to condition a wave form of the input
 3 signal.
 - 9. A method of phase locking a signal having a wide range of frequencies, comprising:
- obtaining frequency information of an input signal;
- selecting one out of a plurality of frequency ranges based on the frequency
- 5 information of the input signal; and
- 6 generating an output signal within the selected frequency tange.
- 1 10. The method of claim 9, further comprising dividing a frequency of the 2 output signal.





- 1 18. The circuit of claim 16, wherein the means for selecting employs 2 frequency range hysteresis.
- 1 19. The circuit of claim 16, wherein the means for selecting confirms the 2 selected frequency range.
- The circuit of claim 16, wherein the means for obtaining synchronizes
 the input signal to a clock signal.
- 1 21. The circuit of claim 16, wherein the means for obtaining counts 2 zero-crossings of the input signal.
- The circuit of claim 16, further comprising means for conditioning a wave form the input signal.



A wide bandwidth phase-lock loop circuit, comprising: